

09/678 318

[illegible]

laying out traces for connection of bond pads of a semiconductor device to the like and the layout. There is provided a substrate having a plurality of rows and columns of vias extending therethrough from the top surface to the bottom surface and having a solder ball secured at the bottom surface to each pair of vias. On the top surface, each trace of each pair of traces is provided between the vias and extending to vias on a plurality of the rows and columns, the traces being spaced from the other trace by a ball pitch, being maximized for parallelism and spacing. Each of the traces of a pair is provided for identity in cross-sectional geometry. A different pair of vias is provided at least one of a pair of traces. The layout can further include the top and bottom surfaces insulated from the top and bottom surfaces, and a further surface.